

WHAT IS CLAIMED IS:

1 1. A method of enhancing jitter tolerance in a communications network, comprising:
2 providing at least two non-linear paths, a first of said non-linear paths to
3 adjust a phase of input data in response to a data pattern of said input data, and a
4 second of said non-linear paths to adjust said phase of said input data in response
5 to an amplitude of data samples from said input data, and a phase locked loop to
6 lock a phase of a local clock to said phase of said input data;
7 inputting data to said communications network;
8 estimating phase error based on said data samples from both a center of a
9 data eye of said input data and from a phase sample from said input data half-a-
10 baud later in time;
11 correlating said phase error with a sign of recovered data;
12 filtering said correlated phase error by a loop filter to generate an output;
13 summing said output with output from said non-linear paths to generate a
14 summed output; and
15 converting said summed output into clock phase information.

1 2. The method of claim 1, further including varying a gain and bandwidth of said
2 phase locked loop according to density of said input data and an incoming jitter
3 frequency.

1 3. The method of claim 1, further including multiplying said correlated phase error
2 by a gain prior to filtering said correlated phase error by said loop filter.

F0 PEGGEND

- 1 4. The method of claim 1, wherein providing at least two non-linear paths further
- 2 includes providing three non-linear paths, a third of said three non-linear paths to
- 3 reduce an accumulated phase error.

- 1 5. A timing recovery system to receive input data having a phase, comprising:
 - 2 a phase locked loop to lock a phase of a local clock to the phase of said
 - 3 input data, said phase locked loop receiving said input data and generating a phase
 - 4 locked loop output;

 - 5 a first proportional path with non-linear control to adjust the phase of said
 - 6 input data in response to a data pattern of said input data, said first proportional
 - 7 path receiving said input data and generating a first proportional path output;

 - 8 a second proportional path with non-linear control to adjust the phase of
 - 9 said input data in response to an amplitude of data samples from said input data,
 - 10 said second proportional path receiving said input data and generating a second
 - 11 proportional path output; and

 - 12 a system summing node, wherein said phase locked loop output, said first
 - 13 proportional path output, and said second proportional path output are summed by
 - 14 said system summing node to generate a system summing node output.

- 1 6. The timing recovery system of claim 5, wherein said data pattern of said input
- 2 data that causes said first proportional path to adjust said phase of said input data
- 3 is a string of zeros followed by a value of one in said input data.

1 7. The timing recovery system of claim 5, wherein said phase locked loop further
2 includes:

3 a phase detector to determine said phase of said input data, said phase
4 detector receiving said input data and generating a phase detector output; and
5 a loop filter to provide an additional frequency characteristic to said phase
6 detector output, said loop filter receiving said phase detector output and
7 generating said phase locked loop output.

1 8. The timing recovery system of claim 7, wherein said loop filter includes:
2 an accumulator to indicate a direction in which the phase error is
3 changing, said accumulator receiving said phase detector output and generating an
4 accumulator output; and
5 a loop filter summing node, wherein said phase detector output and said
6 accumulator output are summed by said loop filter summing node, generating said
7 phase locked loop output.

1 9. The timing recovery system of claim 5, wherein said timing recovery system
2 further includes:
3 a third proportional path with non-linear control to reduce an accumulated
4 phase error, said third proportional path receiving said input data and generating a
5 third proportional path output, wherein said third proportional path output is
6 summed by said system summing node.

1 10. The timing recovery system of claim 5, wherein said timing recovery system
2 further includes an oscillator, said oscillator receiving said system summing node
3 output and generating a final system output.

1 11. The timing recovery system of claim 10, wherein said oscillator is a digitally
2 controlled oscillator (DCO).

1 12. The timing recovery system of claim 10, wherein said oscillator is a voltage
2 controlled oscillator (VCO).

1 13. The timing recovery system of claim 10, wherein said oscillator is a digital-to-
2 analog converter (DAC).

1 14. The timing recovery system of claim 8, wherein said timing recovery system
2 further includes:
3 a data density detector to monitor a density of said input data, said data
4 density detector receiving said input data and generating a data density detector
5 output; and
6 a frequency detector to determine a frequency of an incoming timing jitter
7 of said input data, said frequency detector receiving said phase detector output
8 and generating a frequency detector output.

1 15. The timing recovery system of claim 14, wherein said loop filter further includes:

2 a phase detector gain element, said phase detector gain element receiving
3 said phase detector output prior to said phase detector output being input to said
4 loop filter summing node, and generating a phase detector gain element output;
5 and

6 a linear gain element, said linear gain element receiving said phase
7 detector gain element output and generating a linear gain element output, wherein
8 said linear gain element output is input to said loop filter summing node in lieu of
9 said phase detector output being input thereto.

1 16. The timing recovery system of claim 15, wherein said data density detector
2 adjusts said phase detector gain element and said linear gain element to maintain a
3 constant gain and bandwidth with variations in said data density, and said
4 frequency detector adjusts a bandwidth of said phase locked loop to maximize a
5 jitter tolerance.

1 17. The timing recovery system of claim 5, wherein at least one of said first
2 proportional path and said second proportional path include at least one hold off counter.

1 18. A timing recovery system, comprising:
2 a machine-readable storage medium; and
3 machine-readable program code, stored on the machine-readable storage
4 medium, the machine-readable program code having instructions to:

5 estimate a phase error based on a data sample from both a center of
6 a data eye of input data and from a phase sample from said input data half-
7 a-baud later in time;
8 correlate said phase error with a sign of recovered data;
9 filter said correlated phase error by a loop filter to generate an
10 output;
11 sum said output with a path output from at least one non-linear
12 path to generate a summed output; and
13 convert said summed output into clock phase information.

1 19. The timing recovery system of claim 18, wherein said machine-readable program
2 code further includes instructions to vary said gain according to density of said
3 input data and an incoming jitter frequency.

1 20. The timing recovery system of claim 18, wherein said machine-readable program
2 code further includes instructions to multiply said correlated phase error by a gain
3 prior to filtering said correlated phase error by said loop filter.

1 21. The timing recovery system of claim 18, wherein said machine-readable program
2 code further includes instructions to sum said output with path output from three
3 non-linear paths to generate a summed output.

1 22. A receiver system, comprising:
2 a receiver circuit;

3 an antenna in electronic communication with said receiver circuit; and
4 a timing recovery system circuit in electronic communication with said
5 receiver circuit.

1 23. The receiver system of claim 22, said receiver system receiving input data having
2 a phase, and said timing recovery system circuit comprising:

3 a phase locked loop to lock a phase of a local clock to the phase of said
4 input data, said phase locked loop receiving said input data and generating a phase
5 locked loop output;

6 a first proportional path with non-linear control to adjust the phase of said
7 input data in response to a data pattern of said input data, said first proportional
8 path receiving said input data and generating a first proportional path output;

9 a second proportional path with non-linear control to adjust the phase of
10 said input data in response to an amplitude of data samples from said input data,
11 said second proportional path receiving said input data and generating a second
12 proportional path output; and

13 a system summing node, wherein said phase locked loop output, said first
14 proportional path output, and said second proportional path output are summed by
15 said system summing node to generate a system summing node output.

1 24. The receiver system of claim 23, wherein said data pattern of said input data that
2 causes said first proportional path to adjust said phase of said input data is a string
3 of zeros followed by a value of one in said input data.

1 25. The receiver system of claim 23, wherein said phase locked loop further includes:
2 a phase detector to determine said phase of said input data, said phase
3 detector receiving said input data and generating a phase detector output; and
4 a loop filter to provide an additional frequency characteristic to said phase
5 detector output, said loop filter receiving said phase detector output and
6 generating said phase locked loop output.

1 26. The receiver system of claim 25, wherein said loop filter includes:
2 an accumulator to indicate a direction in which the phase error is
3 changing, said accumulator receiving said phase detector output and generating an
4 accumulator output; and
5 a loop filter summing node, wherein said phase detector output and said
6 accumulator output are summed by said loop filter summing node, generating said
7 phase locked loop output.

1 27. The receiver system of claim 23, wherein said timing recovery system circuit
2 further includes:
3 a third proportional path with non-linear control to reduce an accumulated
4 phase error, said third proportional path receiving said input data and generating a
5 third proportional path output, wherein said third proportional path output is
6 summed by said system summing node.

28. The receiver system of claim 23, wherein said timing recovery system circuit further includes an oscillator, said oscillator receiving said system summing node output and generating a final system output.

29. The receiver system of claim 26, wherein said timing recovery system circuit further includes:

a data density detector to monitor a density of said input data, said data density detector receiving said input data and generating a data density detector output; and

a frequency detector to determine a frequency of an incoming timing jitter of said input data, said frequency detector receiving said phase detector output and generating a frequency detector output.

30. The receiver system of claim 29, wherein said loop filter further includes:
a phase detector gain element, said phase detector gain element receiving
said phase detector output prior to said phase detector output being input to said
loop filter summing node, and generating a phase detector gain element output;
and
a linear gain element, said linear gain element receiving said phase
detector gain element output and generating a linear gain element output, wherein
said linear gain element output is input to said loop filter summing node in lieu of
said phase detector output being input thereto.

1 31. The receiver system of claim 30, wherein said data density detector adjusts said
2 phase detector gain element and said linear gain element to maintain a constant
3 gain and bandwidth with variations in said data density, and said frequency
4 detector adjusts a bandwidth of said phase locked loop to maximize a jitter
5 tolerance.

1 32. The receiver system of claim 23, wherein at least one of said first proportional
2 path and said second proportional path include at least one hold off counter.